Semiconductor Technology Academic Research Center
Japanese industry-academia research consortium advancing semiconductor design technology and engineering education.
Last updated September 26, 2026
AI crawler reads
No AI crawler has read this profile since Oct 28, 2026.
Overview
The Semiconductor Technology Academic Research Center (STARC) is a Japanese research consortium founded in 1995 by ten semiconductor manufacturers to conduct joint research and development in semiconductor design technology. Headquartered in Yokohama, STARC operates as a collaborative platform where member companies pool resources to address common challenges in system-on-chip (SoC) design, low-power circuits, and advanced circuit architectures. Its activities span joint research with universities, educational programs for engineers, and contract research projects funded by organizations such as NEDO. STARC has played a role in major national projects including the Asuka project and its successor Asuka II, contributing to the advancement of Japan's semiconductor design capabilities. The organization also publishes technical books and hosts seminars and forums to disseminate knowledge. As a private consortium, STARC is owned by its shareholder companies and does not trade on public markets. Its work supports the broader Japanese semiconductor ecosystem by fostering innovation and talent development.
History
STARC was established on December 28, 1995, following its founding general meeting on December 27, 1995, with initial capital of 100 million yen from ten shareholder companies. The company began with a Research Promotion Department and a General Affairs Department. In January 1996, it selected its first joint research themes for fiscal year 1996. The office opened in March 1996 in Shimbashi, Tokyo. In July 1997, capital was increased to 110 million yen with the addition of Rohm as an eleventh shareholder. The first research results report meeting was held in April-May 1997, and the STARC Symposium began in September 1998 in Kyoto. In January 1999, STARC News was first published. In April 2000, STARC started a NEDO-funded project on simulation technology for LSI behavior, followed in September 2000 by a NEDO project on advanced system-on-chip design technology. The office moved to Shin-Yokohama in March 2001. In April 2001, STARC joined the Asuka project and began SoC design technology development; capital was increased to 440 million yen. The SoC Design Technology Forum was first held in June 2002 and became an annual event. In April 2006, the Asuka II project started. In October 2008, STARC was entrusted with next-generation circuit architecture technology development. In June 2009, a project on ultra-low-power circuit and system technology began. The Asuka II project ended in March 2011, and the ultra-low-power project ended in March 2013, along with support for next-generation semiconductor circuit architecture practical application. STARC continues to operate as a research consortium, conducting joint research with universities, offering educational programs, and organizing seminars.
Founding general meeting held; capital of 100 million yen from 10 shareholder companies.
Company established and registered; composed of Research Promotion Department and General Affairs Department.
First joint research themes for fiscal 1996 selected.
Office opened in Shimbashi, Tokyo.
Capital increased to 110 million yen with addition of Rohm as 11th shareholder.
First research results report meeting held (continues annually).
STARC Symposium '98 held in Kyoto (continues annually).
First issue of STARC News published (quarterly thereafter).
NEDO-funded project on simulation technology for LSI behavior started.
NEDO-funded project on advanced system-on-chip design technology started.
Products and positioning
Industry-academia collaborative research consortium for semiconductor design technology.
RTL Design Style Guide
Analog RF CMOS Integrated Circuit Design (Basic)
Analog RF CMOS Integrated Circuit Design (Applied)
Sources5 sources
Cite this profile: Cite the canonical profile. /brand-wiki/semiconductor-technology-academic-research-center · Editorial policy · How profiles are compiled